

1-5. Electrical characteristics

(1) Electrical specification

Tbl. 5-4

Ta = 25°C, V_{DD} = 5V ± 5%

Item	Symbol	Condition	Minimum	Typical	Maximum	Units
For logic circuit supply voltage	V _{DD} - V _{SS}		4.75	5.0	5.25	V
For liquid crystal drive circuit supply voltage	V _{EE} - V _{SS}	(X1)	-6.5	-9.0	-12.3	V
Input voltage	V _{IN}	High level	0.8V _{DD}	-	V _{DD}	V
		Low level	0	-	0.2V _{DD}	V
Input leak current	I _{IL}	High level	-	-	150	μA
		Low level	-150	-	-	μA
For logic circuit supply current	I _{DD}	V _{DD} =5V, V _{DD} -V _{SS} =F=75Hz 21.2V High frequency pattern	-	13	16	μA
For liquid crystal circuit supply current	I _{EE}		-	11	12	mA
Power consumption	P _d		-	165	185	mW

(*)1: The view angle (θ) of a maximum contrast may be obtained by changing the liquid crystal drive voltage (V_{DD}-V_{SS}).
 Maximum and minimum limits of the rating show the maximum and minimum voltages at the operating temperature range (0°C-45°C).
 *Typical voltage is normal voltage at 25°C.

(2) Input capacity

Tbl. 5-5

Signal name	Input capacity
S	20pF TYP
CP1	200pF TYP
CP2	200pF TYP
DC-03	200pF TYP

Line Sync
Line Clock
Pixel Clock

(3) Interfacing signals

[1] Connector

Pin No. x	Symbol	Function	Active signal level
1	S	Scan start	"H"
2	CP1	Input data latch	H→L
3	V _{SS}	Ground potential	-
4	CP2	Data input lock	H→L
5	V _{SS}	Ground potential	-
6	V _{DD}	Logic circuit power supply (+5V)	-
7	V _{EE}	Liquid crystal drive power supply (-)	-
8	D0	Display data	H(ON), L(OFF)
9	D1	"	"
10	D2	"	"
11	D3	"	"
12	M		

Frame Toggle

Tbl. 5-6

1-6. Driving method

1) Circuit configuration

Fig. 5-2 shows the block diagram of the circuit configuration.

2) Display configuration

To obtain high contrast display by decreasing the duty, the area of 640 x 200 dots display is driven by 1:200 duty.

3) Input data and control signals

The LCD driver is 80-bit LSI that consists of shift register, latch circuit and LCD drive circuit.

A 4-bit parallel data is supplied to one line (640 dots) of both display sectors at a time, starting from the upper left corner of the display, via the shift register with the clock pulse CP2.

Upon receiving one line input data (640 dots), 640 signals are latched as parallel data at a high to low transition of the latch signal CP1 to supply dot drive signals corresponding to 640 electrodes of the LCD panel.

Since the scan start signal S sent to the scan signal drive circuit has been transferred to the first line of the scan electrode, the contents of the data signals are displayed on the first line of the display screen by a combination of the LCD scan electrode and the voltage added to signal electrode.

While the first line display data are being displayed, the second line data are received. Upon transferring the 640 dots data and latched at a high to low transition of CP1, the second line data are now displayed.

When data transfer is repeated down to the 200th line in this manner using the multiplex mode from the upper to lower lines, a single cycle of a full data display (1 frame) is completed, then again starts to accept the data from the first line. The scan start signal S is a horizontal electrode drive signals.

If a DC voltage was added to the LCD panel, a chemical reaction takes place in the liquid crystal of the LCD panel which may result in LCD fatigue. The driving waveform must be reversed in a certain cycle to avoid the generation of such a DC voltage. This is performed by the epoxy M signal circuit which converts the driving waveform into AC signal M.

On account of the characteristics of the CMOS driver LSI, the power consumption of the unit increases proportionate to the increase of the CP2 clock frequency. Therefore, to decrease the CP2 clock data transfer speed, the driver LSI incorporates the system to 4-bits transfer parallel data through 4 shift registers. Use of this LSI abates the power consumption of the unit.

For this circuit configuration, a 4-bit display data are supplied from data input lines of D0-3.


Aside from this, a data input bus line system is adopted for less power consumption. With this system, data inputs from LSI function only when appropriate data are sent.

The following shows the a full screen signal electrode data inputs and the driver LSI chip select functions.

First, when the driver LSI at the left is selected to send 80-dot data (20CP2), the right side driver close to it is selected. This action continues until the data have been sent to the driver LSI at the right. This process takes place at the same time with the signal electrode drive LSI for both screen sectors.

In this manner, data for both screen sectors are supplied through the 4-bit bus line one at a time.

Because this graphic display unit does not have the internal refresh RAM, it is necessary to supply the data and its timing pulse.



NOTE: "1" represent the first vertical dot and "2" the second horizontal dot.



Fig. 5-5 Dot chart of Display Area

2. Static LCD

2-1. Structure

This unit is equipped with a 5-segment ON Static LCD for display of key functions.




Fig. 5-3

2-2. Specifications

1) Drive conditions

Power voltage: 5V
Duty: Static

2) Max. rating

AC applying voltage: -0V (within 1 hour)
DC applying voltage: 3.5V (within 100 hours)
Storage temperature: -20 - 60°C
Operating temperature: 0 - 40°C

3) Electric, optical characteristics

No.	Item	Symbol	Temperature °C	Standard values			Unit
				Min.	Typ.	Max.	
1	Vth voltage	Vop	0	Vth2	2.50	2.70	V
				Vth1			
			25	Vth2	2.30	2.50	
				Vth1			
			40	Vth2	2.10	2.30	
				Vth1			
2	Response time	Tr	Low temperature			ms	
			0	60	90		
			25	20	30		
		Tf	Low temperature				
			0	90	140		
			25	30	50		
3	Frame frequency	FF		64		Hz	
4	Capacity	C	25	1.0	1.5	rF	
5	View range	Forward/Backward	θ	$\theta = 0^\circ$	50	80	Deg
		Right/Left	ϕ	$\phi = 270^\circ$	60	120	
6	AC current value	IAC	25	1.2	3.1	μ A	
7	Contrast ratio		25	5			

2-3. Interfacing signals

Pin No.	Signal name	Segment
1	S5	CARD1
2	S4	CARD2
3	S3	Caps Lock
4	S2	Num Lock
5	S1	Scroll Lock
6	COM	—

For pin Nos., refer to Fig. 5-6.